Semiconductor package having multi-dies

Abstract

The package includes a substrate having an opening. A first die is mounted on the upper surface of the substrate. A second die is attached on the lower surface of the first die by epoxy. The first die is encapsulated by mold compound. A plurality of solder balls are mounted on the substrate to establish a thermal and electrical connection. The modified embodiment is also possible to use a conductive plate between the first and second dies. A further embodiment includes a multi-layer substrate. Apertures are respectively formed in the layers of the substrate and are enlarged from the layer under the uppermost layer to the lowermost layer. A first die is attached on the top surface of the uppermost layer of the multi-layer substrate and is electrically connected to the conductive traces by using bonding wires. A second die is attached on the lower surface of the uppermost layer of the substrate. Mold compound covers the first die and a cap is attached to the lower surface of the multi-layer substrate. Solder balls are arranged on the lower surface of the multi-layer substrate for communicating with external modules.

Claims

The embodiments of the invention in which an exclusive property or privilege is claimed are defined as follows: 1. A structure of a semiconductor package, said structure comprising: a substrate having a first surface and a second surface, said substrate having an opening being formed in said substrate; a first semiconductor die formed on said first surface of said substrate and over said opening; a second semiconductor die attached on a lower surface of said first semiconductor die and positioned in said opening; solder bumps coupled to said first and second dies via a plurality of bonding wires, wherein said solder bumps are arranged on said second surface of said substrate; and a first cover formed on said first surface of said substrate to protect said first die; and a second cover formed on said second surface of said substrate to protect said second die wherein said first semiconductor die is coupled to said first surface of said substrate via a first group of said plurality of bonding wires and said second semiconductor die is coupled to said second surface of said substrate via a second group of said plurality of bonding wires. 2. The structure of claim 1 , wherein said first semiconductor die is formed on said substrate by using tape or glue. 3. The structure of claim 1 , further comprising a heat sink formed on the first surface of said substrate to spread heat. 4. The structure of claim 1 , wherein said second semiconductor die is attached on said lower surface of said first semiconductor die by using epoxy. 5. The structure of claim 1 , wherein said first cover comprises mold compound. 6. The structure of claim 1 , wherein said second cover comprises mold compound. 7. A structure of a semiconductor package, said structure comprising: a substrate having a first surface and a second surface, said substrate having an opening being formed in said substrate; a conductive plate formed on said first surface of said substrate and over said opening; a first semiconductor die formed on a upper surface of said conductive plate; a second semiconductor die formed on a lower surface of said conductive plate and positioned in said opening; solder bumps coupled to said first and second dies via a plurality of bonding wires, wherein said solder bumps are arranged on said second surface of said substrate; and a first cover formed on said first surface of said substrate to protect said first die; and a second cover formed on said second surface of said substrate to protect said second die wherein said first semiconductor die is coupled to said first surface of said substrate via a first group of said plurality of bonding wires and said second semiconductor die is coupled to said second surface of said substrate via a second group of said plurality of bonding wires. 8. The structure of claim 7 , wherein said conductive plate comprises a copper plate. 9. The structure of claim 7 , further comprising a heat sink formed on the first surface of said substrate to spread heat. 10. The structure of claim 1 , wherein said conductive plate is formed on said first surface of said substrate by tape or glue. 11. The structure of claim 1 , wherein said first cover comprises mold compound. 12. The structure of claim 1 , wherein said second cover comprises mold compound. 13. A structure of a semiconductor package, said structure comprising: a multi-layer substrate, each layer of said multi-layer substrate having an aperture formed approximately a center portion of said multi-layer substrate except for a uppermost layer, wherein said aperture of said each layer is enlarged from a layer under said uppermost layer to a lowermost layer, thereby forming a cavity; a first semiconductor die attached on a upper surface of said uppermost layer of said multi-layer substrate; a second semiconductor die in said cavity and attached on a lower surface of said uppermost layer of said multi-layer substrate; a first cover on a upper surface of said multi-layer substrate; a second cover attached to a lower surface of said multi-layer substrate; and solder bumps arranged on said lower surface of said multi-layer substrate for communicating with external modules and electrically connected to said first and second semiconductor dies by bonding wires wherein said first semiconductor die is coupled to said first surface of said substrate via a first group of said plurality of bonding wires and said second semiconductor die is coupled to said second surface of said substrate via a second group of said plurality of bonding wires. 14. The structure of claim 13 , wherein said first semiconductor die is formed on said substrate by using tape or glue. 15. The structure of claim 13 , further comprising a heat sink formed on the first surface of said substrate to spread heat. 16. The structure of claim 13 , wherein said second semiconductor die is attached on said multi-layer substrate by using tape or glue. 17. The structure of claim 13 , wherein said first cover comprises mold compound. 18. The structure of claim 13 , wherein said second cover comprises a cap attached on said lower surface of said multi-layer substrate, compound being filled in said cap.
FIELD OF THE INVENTION The present invention relates to a semiconductor package, and more specifically, to a package having multiple dies formed therein. BACKGROUND OF THE INVENTION Integrated circuits manufactures are constantly striving to reduce semiconductor device sizes. With the rapid advances in wafer fabrication process technology, IC designers are always tempted to increase chip level integration at an ever faster pace. It has been the trend in integrated circuit (IC) technology to make small, high speed and high density devices. Thus, the density of semiconductor devices per unit area of silicon wafer is increased. It follows then that the semiconductor devices, such as transistors and capacitors, must be made smaller and smaller. In recent years, there has existed a high interest of developing the ball grid array (BGA) package and assembly technology. It is because that the renewed desire in high density hybrid is driven by the requirement of larger numbers of electrical connections, the increasing clock rate of digital systems. However, a conventional lead frame package meets an obstacle to increase the number of the package's lead. Thus, the requirement of the operation speed is limited by such packages. The industry has moved away from the use of pins as connectors for the semiconductor package due to the aforesaid reason and the limitation on the input/output pins. As a result, solder ball have been used to meet the present and further demand, one of such solder ball electrical connection technologies is known as ball grid array (BGA) semiconductor package that is superior to pins. The BGA offers many advantages over conventional packages such as solder ball I/O and high speed due to a short path for signal transformation. As well known in the art, the BGA package includes a substrate with a semiconductordie formed thereon. A plurality of bond pads are mounted to the top surface of the substrate. Gold wires are electrically connected these bond pads to a plurality of conductive traces formed on the substrate. The conductive traces each terminate with a pad where a solder ball is attached. Typically, an encapsulating material covers the die and the substrate for preventing the moisture. One of such BGA is disclosed in U.S. Pat. No. 5,640,047. In the package, solder balls 24 , 25 are connected with a printed wiring board. The surface of the ground plane 22 is made of copper leaf that is covered by a second dielectric layer 26 . The first and second outer connecting terminal lands 21 , 23 that are exposed to atmosphere by means of flux. A semiconductor die 32 is mounted by using a conductive adhering agent 31 . Electrode pads mounted on the die 32 are connected to the wire bonding portions 18 . A further BGA package is developed by Motorola, which can be seen in U.S. Pat. No. 5,583,377. The package 10 includes circuitized substrate 12 having a plurality of conductive traces 14 formed thereon. Conductive pads 16 are formed on the bottom surface of the substrate 12 . The electrical signal is routed from the substrate 12 to the die 13 by using wires 19 . The conductive pads 16 and solder balls 21 are formed in a matrix configuration for external signal accessing to the die 13 . A plurality of vias 18 are extended through the substrate 12 for electrical coupling. The device 10 also has a heat sink 22 having a cavity for receiving the die 13 . However, none of the aforementioned packages can receive multiple semiconductor dies in the device. Thus, what is required is a package having multiple semiconductor dies receiving therein. SUMMARY OF THE INVENTION The package is a semiconductor package that includes a substrate having an opening approximately formed in the central portion. A first die is mounted on a die receiving area on the upper surface of the substrate by using electrically nonconductive attaching material. Preferably, the first die is precisely over the opening and the first die is coupled to conductive traces on the substrate via bonding wires. A second die is attached at the lower side surface of the first die by epoxy. The first and the second die can be selected from the IC, microprocessor or chip. The second die is electrically coupled to the conductive traces on the substrate by bonding wires. The first die and a portion of the substrate are encapsulated by using mold compound. A heat sink can be optionally positioned in the mold compound to spread the heat generated by the dies. An encapsulant is filled in the opening and covers the second die, bonding wires. A plurality of solder balls that are electrically connected with a printed circuit board are mounted on the substrate. Preferably, the solder balls are configured in a matrix configuration. The solder balls are connected with the printed circuit board so as to establish a thermal and electrical connection. The modified embodiment is also possible to use a conductive plate, such as metal plate between the first and second dies. Preferably, the conductive plate is made of cooper. The third embodiment according to the present invention includes a multi-layer substrate. Apertures are respectively formed in the layers of the substrate and are enlarged from the layer under the uppermost layer to the lowermost layer. The apertures form in combination a cavity. Conductive traces are formed on the surface of the multi-layer substrate. A first die is attached on the top surface of the uppermost layer of the multi-layer substrate and is electrically connected to the conductive traces by using bonding wires. A second die is received in the cavity and attached on the bottom surface of the uppermost layer of the substrate. Similarly, the second die is electrically connected to the conductive traces on the substrate by using bonding wires. Mold compound covers the first die and a portion of the substrate to prevent the die, bonding wires from moisture or external force. A heat sink is optionally located on the top of the multi-layer substrate to spread heat. A cap is attached to the lower surface of the multi-layer substrate. A encapsulant is filled in the cavity. Solder balls are arranged on the lower surface of the multi-layer substrate for communicating with external modules. BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a cross section view of a structure of a ball grid array package in accordance with a prior art. FIG. 2 is a cross section view of a structure of ball grid array package in accordance with a further prior art. FIG. 3 is a cross sectional view of a structure of ball grid array package in accordance with a first embodiment of the present invention. FIG. 4 is a cross sectional view of a structure of ball grid array package in accordance with a second embodiment of the present invention. FIG. 5 is a cross sectional view of a structure of ball grid array package in accordance with a third embodiment of the present invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT The embodiments of the present invention will now be described in detail with reference to figures. As illustrated in FIG. 3 to FIG. 5, a distinctive feature of the present invention is that the present invention can receive multiple semiconductor dies in the device. FIG. 3 is a cross sectional view of a first embodiment of a package 300 according to the present invention. The semiconductor package 300 includes a substrate 302 having an opening 304 approximately formed in the central portion of the substrate 302 . The substrate 302 has a first major surface 302 a and a second major surface 302 b . The first major surface 302 a is referred to a upper side surface and the second major surface 302 b is referred to a lower side surface. The substrate is manufactured by conventional processes. The material used for the substrate 302 is, for example, polyimide, triazine, phenolic resin or bismaleimidetriazine (BT). Of course, any suitable material can be used to act as the substrate 302 . Still turning to FIG. 3, a first semiconductor die 306 is mounted on a die receiving area on the upper side surface (first major surface) 302 a of the substrate 300 by using electrically nonconductive attaching material 308 such as tape, glue or the like. The first die 306 is an integrated circuits (IC), a microprocessor or a chip. Preferably, the first semiconductor die 306 is precisely over the opening 304 . Using conventional wirebonding techniques, the first semiconductor die 306 is coupled to conductive traces (not shown) on the substrate 302 via conductive wires (bonding wires) 310 . In addition, the bonding wires 310 are preferably made of gold or alloy. The conductive traces are typically formed on the top or bottom side surface of the substrate 302 for providing electrical connecting path to external signal. Further, in many cases, conductive traces can be formed in the substrate 302 . A second semiconductor die 312 is attached on a lower side surface of the first semiconductor die 306 by an epoxy 314 . Similarly, the second semiconductor die 312 can be selected from the IC, microprocessor or chip. The second die 312 is electrically coupled to the conductive traces 310 on the substrate 302 by bonding wires 310 . It needs to be mentioned that the second die 312 is received in the opening 304 of the substrate 302 . The first die 306 and a portion of the first major surface 302 a of the substrate 302 are encapsulated by using mold compound 316 to protect the die 306 . A heat sink 318 can be optional positioned in the mold compound 316 to spread the heat generated by the dies. The top surface of the heat sink 318 can be exposed to increase the efficiency of spreading heat. An encapsulant 320 is also filled in the opening 304 and covers the second die 312 , bonding wires 310 . The area occupied by the encapsulant 320 is determined by a dam formed on the second major surface (bottom side surface) of the substrate 302 . A plurality of solder balls (or solder bumps) 322 that are electrically connected with a printed circuit board (not shown in the drawings) are mounted on the second major surface 302 b of the substrate 302 . Preferably, the solder balls are configured in a matrix form. Typically, the solder balls 322 are connected with the printed circuit board so as to establish a thermal and electrical connection. The die is electrically coupled to conductive traces by using the bonding wires 30 or other well known coupling methods such as a flip chip method. That is, one end of the bonding wire is connected to the die, another end of the bonding wire 310 is connected to the solder balls 322 formed on the substrate via the conductive trace. In an example, the solder balls can be formed by ball grid array (BGA) technology. The composition of the solder balls 322 can be suitably selected an eutectic solder containing 37% lead and 63% tin. As illustrated by the modified embodiment in the FIG. 4, it is also possible to use a conductive plate 402 , such as metal or alloy plate between the first and second dies 306 , 312 . Preferably, the conductive plate 402 is made of cooper. In detail, the conductive plate 402 is adhered on the first major surface 302 a of the substrate 302 by a tape or glue and aligned to the opening 304 . The first die 306 and the second die 312 are respectively mounted on the both sides of the conductive plate 402 . Other members and elements are similar to the first embodiment, therefore a detailed description is omitted. The third embodiment according to the present invention is shown in FIG. 5, the device is a multi-chip module that includes a multi-layer substrate 500 . Each layer of the multi-layer substrate 500 has an aperture formed approximately the center portion except for the uppermost layer. The apertures are respectively formed in the layers of the substrate 500 and are enlarged from the layer under the uppermost layer to the lowermost layer. The apertures form in combination a cavity 502 . Conductive traces (not shown) are formed on the surface of the multi-layer substrate 500 . A first die 504 is attached on the upper surface of the uppermost layer of the multi-layer substrate 500 by tape and glue, and is electrically connected to the conductive traces by using bonding wires 506 . All of the embodiments of the present invention may further include contact pads formed on the surface of the substrate, and are electrically connected directly or through hole to the conductive traces. A second die 508 is received in the cavity 502 and attached on the bottom surface of the uppermost layer of the substrate 500 by tape or glue. Similarly, the second die 508 is electrically connected to the conductive traces on the substrate by using bonding wires 506 . The bonding wires 506 are preferably formed of gold. Mold compound 510 covers the first die 502 and a portion of the substrate 500 to prevent the die 502 , bonding wires 506 from moisture or external force. A heat sink 512 is optionally located on the top of the multi-layer substrate 500 to spread heat. A cap 514 such as metal or the like is attached to the lower surface of the multi-layer substrate 500 . A further mold compound 516 is filled in the cavity 506 among the cap 514 , the substrate 500 and the second die 508 . Solder balls 518 are arranged on the lower surface of the multi-layer substrate 500 for communicating with external modules. As is understood by a person skilled in the art, the foregoing preferred embodiments of the present invention are illustrated of the present invention rather than limiting of the present invention. It is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims, the scope of which should be accorded the broadest interpretation so as to encompass all such modifications and similar structure. Thus, while the preferred embodiment of the invention has been illustrated and described, it will be appreciated that various changes can be made therein without departing from the spirit and scope of the invention.

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (7)

    Publication numberPublication dateAssigneeTitle
    JP-H02126685-AMay 15, 1990Seiko Epson CorpSolid-state image sensor
    US-5578869-ANovember 26, 1996Olin CorporationComponents for housing an integrated circuit device
    US-5696666-ADecember 09, 1997Motorola, Inc.Low profile exposed die chip carrier package
    US-5760478-AJune 02, 1998International Business Machines CorporationClock skew minimization system and method for integrated circuits
    US-5869894-AFebruary 09, 1999Lucent Technologies Inc.RF IC package
    US-5949135-ASeptember 07, 1999Mitsubishi Denki Kabushiki KaishaModule mounted with semiconductor device
    US-5963429-AOctober 05, 1999Sulzer Intermedics Inc.Printed circuit substrate with cavities for encapsulating integrated circuits

NO-Patent Citations (1)

    Title
    "Reworkable Chip-On-Board Package", IBM Technical Disclosure Bulletin, vol. 29, No. 3, Aug. 1986, pp. 1433 and 1444.

Cited By (144)

    Publication numberPublication dateAssigneeTitle
    US-7205647-B2April 17, 2007Chippac, Inc.Semiconductor multi-package module having package stacked over ball grid array package and having wire bond interconnect between stacked packages
    US-2011124154-A1May 26, 2011Princo Corp.Hybrid structure of multi-layer substrates and manufacture method thereof
    US-6678168-B2January 13, 2004Cooligy, Inc.System including power conditioning modules
    US-7198980-B2April 03, 2007Micron Technology, Inc.Methods for assembling multiple semiconductor devices
    US-2005218518-A1October 06, 2005Tongbi Jiang, Fee Setho S, Yean Tay W, Chye Lim TSemiconductor device assemblies and packages including multiple semiconductor device components
    US-8030134-B2October 04, 2011Chippac, Inc.Stacked semiconductor package having adhesive/spacer structure and insulation
    US-8486728-B2July 16, 2013Oki Semiconductor Co., Ltd.Semiconductor device including semiconductor elements mounted on base plate
    US-6916682-B2July 12, 2005Freescale Semiconductor, Inc.Semiconductor package device for use with multiple integrated circuits in a stacked configuration and method of formation and testing
    US-7537962-B2May 26, 2009Stats Chippac Ltd.Method of fabricating a shielded stacked integrated circuit package system
    US-7582960-B2September 01, 2009Stats Chippac Ltd.Multiple chip package module including die stacked over encapsulated package
    US-7274095-B2September 25, 2007Micron Technology, Inc.Interposers with receptacles for receiving semiconductor devices and assemblies and packages including such interposers
    WO-03041158-A2May 15, 2003Motorola, Inc.Semiconductor package device and method of formation and testing
    US-7935572-B2May 03, 2011Chippac, Inc.Semiconductor multi-package module having package stacked over die-up flip chip ball grid array package and having wire bond interconnect between stacked packages
    US-2006244117-A1November 02, 2006Stats Chippac, Ltd.Semiconductor package including second substrate and having exposed substrate surfaces on upper and lower sides
    US-7053476-B2May 30, 2006Chippac, Inc.Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages
    US-2010240175-A1September 23, 2010Sungmin HongMethod for making a stacked package semiconductor module having packages stacked in a cavity in the module substrate
    US-7064426-B2June 20, 2006Chippac, Inc.Semiconductor multi-package module having wire bond interconnect between stacked packages
    US-8552551-B2October 08, 2013Chippac, Inc.Adhesive/spacer island structure for stacking over wire bonded die
    US-6906415-B2June 14, 2005Micron Technology, Inc.Semiconductor device assemblies and packages including multiple semiconductor devices and methods
    US-6340846-B1January 22, 2002Amkor Technology, Inc.Making semiconductor packages with stacked dies and reinforced wire bonds
    US-2005269676-A1December 08, 2005Chippac, IncAdhesive/spacer island structure for stacking over wire bonded die
    US-2005156298-A1July 21, 2005Shinji Ohuchi, Shigeru Yamada, Yasushi ShiraishiSemiconductor device including semiconductor elements mounted on base plate
    US-6437984-B1August 20, 2002Stmicroelectronics, Inc.Thermally enhanced chip scale package
    US-8368200-B2February 05, 2013Stats Chippac Ltd.Shielded stacked integrated circuit packaging system and method of manufacture thereof
    US-7687313-B2March 30, 2010Stats Chippac Ltd.Method of fabricating a semiconductor multi package module having an inverted package stacked over ball grid array (BGA) package
    US-7164192-B2January 16, 2007Skyworks Solutions, Inc.Semiconductor die package with reduced inductance and reduced die attach flow out
    US-8018040-B2September 13, 2011Stats Chippac Ltd.Shielded stacked integrated circuit packaging system and method of manufacture thereof
    US-7682873-B2March 23, 2010Chippac, Inc.Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages
    US-7619314-B2November 17, 2009Stats Chippac Ltd.Integrated circuit package system including die stacking
    US-7351610-B2April 01, 2008Chippac, Inc.Method of fabricating a semiconductor multi-package module having a second package substrate with an exposed metal layer wire bonded to a first package substrate
    US-2011124155-A1May 26, 2011Princo Corp.Hybrid structure of multi-layer substrates and manufacture method thereof
    US-9728510-B2August 08, 2017Analog Devices, Inc.Cavity package with composite substrate
    US-2007015314-A1January 18, 2007Chippac, IncAdhesive/Spacer Island Structure for Multiple Die Package
    US-6852570-B2February 08, 2005Oki Electric Industry Co., Ltd.Method of manufacturing a stacked semiconductor device
    US-7247949-B2July 24, 2007Oki Electric Industry Co., Ltd.Semiconductor device with stacked chips
    US-2005205241-A1September 22, 2005The Board Of Trustees Of The Leland Stanford Junior UniversityClosed-loop microchannel cooling system
    US-7394148-B2July 01, 2008Stats Chippac Ltd.Module having stacked chip scale semiconductor packages
    US-7358115-B2April 15, 2008Chippac, Inc.Method of fabricating a semiconductor assembly including chip scale package and second substrate with exposed substrate surfaces on upper and lower sides
    US-6437990-B1August 20, 2002Agere Systems Guardian Corp.Multi-chip ball grid array IC packages
    US-7829382-B2November 09, 2010Chippac, Inc.Method for making semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package
    US-6673651-B2January 06, 2004Oki Electric Industry Co., Ltd.Method of manufacturing semiconductor device including semiconductor elements mounted on base plate
    US-6424050-B1July 23, 2002Seiko Epson CorporationSemiconductor device
    US-6838761-B2January 04, 2005Chippac, Inc.Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield
    US-2007176289-A1August 02, 2007Chippac, IncPlastic Ball Grid Array Package with Integral Heatsink
    US-2004089442-A1May 13, 2004The Board Of Trustees Of The Leland Stanford Junior UniversityElectroosmotic microchannel cooling system
    US-6606251-B1August 12, 2003Cooligy Inc.Power conditioning module
    US-7687315-B2March 30, 2010Stats Chippac Ltd.Stacked integrated circuit package system and method of manufacture therefor
    US-8030756-B2October 04, 2011Chippac, Inc.Plastic ball grid array package with integral heatsink
    US-6650019-B2November 18, 2003Amkor Technology, Inc.Method of making a semiconductor package including stacked semiconductor dies
    US-2005121773-A1June 09, 2005Oki Electric Industry Co. Ltd.Method of manufacturing semiconductor device
    US-2006249851-A1November 09, 2006Stats Chippac Ltd.Multiple Chip Package Module Including Die Stacked Over Encapsulated Package
    US-8143100-B2March 27, 2012Chippac, Inc.Method of fabricating a semiconductor multi-package module having wire bond interconnect between stacked packages
    US-8014164-B2September 06, 2011Princo Corp.Hybrid structure of multi-layer substrates and manufacture method thereof
    US-7652376-B2January 26, 2010Stats Chippac Ltd.Integrated circuit package system including stacked die
    US-2004043539-A1March 04, 2004Chippac, Inc.Plastic ball grid array with integral heatsink
    US-8704349-B2April 22, 2014Stats Chippac Ltd.Integrated circuit package system with exposed interconnects
    US-7763963-B2July 27, 2010Stats Chippac Ltd.Stacked package semiconductor module having packages stacked in a cavity in the module substrate
    US-7075177-B2July 11, 2006Oki Electric Industry Co., Ltd.Semiconductor chip package
    US-2003230801-A1December 18, 2003Tongbi Jiang, Fee Setho Sing, Yean Tay Wuu, Chye Lim ThiamSemiconductor device assemblies and packages including multiple semiconductor devices and methods
    US-7427810-B2September 23, 2008Oki Electric Industry Co., Ltd.Semiconductor device including semiconductor element mounted on another semiconductor element
    US-8021924-B2September 20, 2011Stats Chippac Ltd.Encapsulant cavity integrated circuit package system and method of fabrication thereof
    US-6335566-B1January 01, 2002Hitachi, Ltd., Hitachi Ulsi Systems Co., Ltd., Hitachi Tohbu Semiconductor, Ltd.Semiconductor device and an electronic device
    US-7528007-B2May 05, 2009Micron Technology, Inc.Methods for assembling semiconductor devices and interposers
    US-8111519-B2February 07, 2012Princo Corp.Hybrid structure of multi-layer substrates and manufacture method thereof
    US-2005133916-A1June 23, 2005Stats Chippac, IncMultiple chip package module having inverted package stacked over die
    US-2008171402-A1July 17, 2008Marcos KarnezosMethod of fabricating a semiconductor multi-package module having inverted land grid array (lga) package stacked over ball grid array (bga) package
    US-2006170091-A1August 03, 2006Chippac, Inc.Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages
    US-2006172463-A1August 03, 2006Chippac, Inc.Semiconductor multi-package module having wire bond interconnect between stacked packages
    US-2008054435-A1March 06, 2008United Test And Assembly Center, Ltd.Stacked Die Packages
    US-2004219717-A1November 04, 2004Yoshikazu Takahashi, Takashi OhsumiMethod of manufacturing chip size package semiconductor device without intermediate substrate
    US-2005167834-A1August 04, 2005Shinji Ohuchi, Shigeru Yamada, Yasushi ShiraishiSemiconductor device including semiconductor element mounted on another semiconductor element
    US-7364946-B2April 29, 2008Chippac, Inc.Method of fabricating a semiconductor multi-package module having inverted land grid array (LGA) package stacked over ball grid array (BGA) package
    US-2004046241-A1March 11, 2004Combs Edward G., Mclellan Neil Robert, Fan Chun H.Method of manufacturing enhanced thermal dissipation integrated circuit package
    US-2006249828-A1November 09, 2006Stats Chippac LtdStacked Package Semiconductor Module having Packages Stacked in a Cavity in the Module Substrate
    US-2004227238-A1November 18, 2004Seiko Epson CorporationElectronic device and method of manufacturing the same, circuit board, and electronic instrument
    WO-03041158-A3October 23, 2003Motorola IncDispositif de conditionnement pour semi-conducteurs ; fabrication et essai
    US-2009194853-A1August 06, 2009Ki Youn Jang, Youngmin Kim, Hyung Jun JeonShielded stacked integrated circuit packaging system and method of manufacture thereof
    US-2008150093-A1June 26, 2008Stats Chippac Ltd.Shielded stacked integrated circuit package system
    US-2006284299-A1December 21, 2006Stats Chippac Ltd.Module Having Stacked Chip Scale Semiconductor Packages
    WO-03021670-A1March 13, 2003Chippac, Inc.Boitier de grille matricielle a billes en plastique equipe d'un dissipateur thermique integral
    US-2007200205-A1August 30, 2007Stats Chippac Ltd.Integrated circuit package system including die stacking
    US-2004155332-A1August 12, 2004Skyworks Solutions, Inc.Semiconductor die package with reduced inductance and reduced die attach flow out
    US-2010136744-A1June 03, 2010Marcos Karnezos, Flynn Carson, Youngcheol KimMethod for making semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package
    US-7279361-B2October 09, 2007Chippac, Inc.Method for making a semiconductor multi-package module having wire bond interconnect between stacked packages
    US-2007278658-A1December 06, 2007Stats Chippac Ltd.Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package
    US-2005084715-A1April 21, 2005Hee Ching H., Wang Jian P., Haibao ZhaoTilted media for hard disk drives and magnetic data storage devices
    US-2008220563-A1September 11, 2008Marcos KarnezosModule having stacked chip scale semiconductor packages
    US-7645634-B2January 12, 2010Stats Chippac Ltd.Method of fabricating module having stacked chip scale semiconductor packages
    US-7429787-B2September 30, 2008Stats Chippac Ltd.Semiconductor assembly including chip scale package and second substrate with exposed surfaces on upper and lower sides
    US-2004063246-A1April 01, 2004Chippac, Inc.Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages
    US-2006220209-A1October 05, 2006Stats Chippac Ltd.Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides
    US-2009027863-A1January 29, 2009Marcos KarnezosMethod for making a semiconductor multipackage module including a processor and memory package assemblies
    US-2007117267-A1May 24, 2007Chippac, Inc.Semiconductor Multi-Package Module Having Inverted Land Grid Array (LGA) Package Stacked Over Ball Grid Array (BGA) Package
    US-2004061212-A1April 01, 2004Chippac, Inc.Semiconductor multi-package module having wire bond interconnect between stacked packages
    US-2005275080-A1December 15, 2005Chih-Ming ChungMulti-chip module package structure
    US-2010197079-A1August 05, 2010Oki Semiconductor Co., Ltd.Semiconductor device including semiconductor elements mounted on base plate
    US-7211883-B2May 01, 2007Oki Electric Industry Co., Ltd.Semiconductor chip package
    US-7592690-B2September 22, 2009Oki Semiconductor Co., Ltd.Semiconductor device including semiconductor elements mounted on base plate
    US-7429786-B2September 30, 2008Stats Chippac Ltd.Semiconductor package including second substrate and having exposed substrate surfaces on upper and lower sides
    US-7723832-B2May 25, 2010Oki Semiconductor Co., Ltd.Semiconductor device including semiconductor elements mounted on base plate
    US-2002105067-A1August 08, 2002Takahiro Oka, Makoto TeruiSemiconductor chip package
    US-2003085024-A1May 08, 2003Santiago Juan G, Shulin ZengControl of electrolysis gases in electroosmotic pump systems
    US-6967126-B2November 22, 2005Chippac, Inc.Method for manufacturing plastic ball grid array with integral heatsink
    US-7855100-B2December 21, 2010Stats Chippac Ltd.Integrated circuit package system with an encapsulant cavity and method of fabrication thereof
    US-7768125-B2August 03, 2010Stats Chippac Ltd.Multi-chip package system
    US-6403896-B1June 11, 2002Advanced Semiconductor Engineering, Inc.Substrate having specific pad distribution
    US-2004065963-A1April 08, 2004Chippac, Inc.Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield
    US-2006012018-A1January 19, 2006Chippac, Inc.Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package
    US-2006220210-A1October 05, 2006Stats Chippac Ltd.Semiconductor assembly including chip scale package and second substrate and having exposed substrate surfaces on upper and lower sides
    US-6746894-B2June 08, 2004Micron Technology, Inc.Ball grid array interposer, packages and methods
    US-2004063242-A1April 01, 2004Chippac, Inc.Semiconductor multi-package module having package stacked over ball grid array package and having wire bond interconnect between stacked packages
    US-7915084-B2March 29, 2011Stats Chippac Ltd.Method for making a stacked package semiconductor module having packages stacked in a cavity in the module substrate
    US-2007158809-A1July 12, 2007Chow Seng G, Kuan Heap HMulti-chip package system
    US-7750482-B2July 06, 2010Stats Chippac Ltd.Integrated circuit package system including zero fillet resin
    US-6614123-B2September 02, 2003Chippac, Inc.Plastic ball grid array package with integral heatsink
    US-8008129-B2August 30, 2011Oki Semiconductor Co., Ltd.Method of making semiconductor device packaged by sealing resin member
    US-7723833-B2May 25, 2010United Test And Assembly Center Ltd.Stacked die packages
    US-7573136-B2August 11, 2009Micron Technology, Inc.Semiconductor device assemblies and packages including multiple semiconductor device components
    US-7749807-B2July 06, 2010Chippac, Inc.Method of fabricating a semiconductor multipackage module including a processor and memory package assemblies
    US-2008138575-A1June 12, 2008Princo Corp.Hybrid structure of multi-layer substrates and manufacture method thereof
    US-2007114648-A1May 24, 2007Chippac, Inc.Semiconductor Stacked Multi-Package Module Having Inverted Second Package
    US-6972481-B2December 06, 2005Chippac, Inc.Semiconductor multi-package module including stacked-die package and having wire bond interconnect between stacked packages
    US-2004106229-A1June 03, 2004Tongbi Jiang, Fee Setho Sing, Yean Tay Wuu, Chye Lim ThiamMethods for assembling multiple semiconductor devices
    US-2011018084-A1January 27, 2011Il Kwon Shim, Byung Joon Han, Kambhampati Ramakrishna, Seng Guan ChowEncapsulant cavity integrated circuit package system and method of fabrication thereof
    US-2005212108-A1September 29, 2005Oki Electric Industry Co., Ltd.Semiconductor chip package
    US-7528005-B2May 05, 2009Oki Semiconductor Co., Ltd.Method of manufacturing chip size package semiconductor device without intermediate substrate
    US-6765299-B2July 20, 2004Oki Electric Industry Co., Ltd.Semiconductor device and the method for manufacturing the same
    US-8309397-B2November 13, 2012Stats Chippac Ltd.Integrated circuit packaging system with a component in an encapsulant cavity and method of fabrication thereof
    US-8023282-B2September 20, 2011Princo Corp.Hybrid structure of multi-layer substrates and manufacture method thereof
    JP-2013211589-AOctober 10, 2013Stats Chippac Inc, スタッツ・チップパック・インコーポレイテッドStats Chippac, Inc.積み重ねられたパッケージ間のワイヤボンド相互接続を有する半導体マルチパッケージモジュール
    US-7253511-B2August 07, 2007Chippac, Inc.Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package
    US-2010200966-A1August 12, 2010Marcos KarnezosSemiconductor multi-package module having package stacked over die-up flip chip ball grid array package and having wire bond interconnect between stacked packages
    US-7372141-B2May 13, 2008Stats Chippac Ltd.Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides
    US-2004056277-A1March 25, 2004Chippac, Inc.Semiconductor multi-package module including stacked-die package and having wire bond interconnect between stacked packages
    US-7692279-B2April 06, 2010Chippac, Inc.Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package
    US-2004217459-A1November 04, 2004Fee Setho Sing, Chye Lim Thiam, Heppler Steven W., Yin Leng Nam, Keith Tan, Patrick Guay, Tian Edmund Lua Koon, Eng Yap Kah, Seng Eric Tan SweeBall grid array interposer, packages and methods
    US-8623704-B2January 07, 2014Chippac, Inc.Adhesive/spacer island structure for multiple die package
    US-8970049-B2March 03, 2015Chippac, Inc.Multiple chip package module having inverted package stacked over die
    US-2004009647-A1January 15, 2004Hidenori HasegawaMethod of manufacturing semiconductor device
    US-2007111388-A1May 17, 2007Chippac, Inc.Semiconductor Multi-Package Module Having Inverted Second Package Stacked Over Die-Up Flip-Chip Ball Grid Array (BGA) Package
    US-7298038-B2November 20, 2007Stats Chippac Ltd.Integrated circuit package system including die stacking
    US-2003178719-A1September 25, 2003Combs Edward G., Mclellan Neil Robert, Fan Chun HoEnhanced thermal dissipation integrated circuit package and method of manufacturing enhanced thermal dissipation integrated circuit package
    US-2008029862-A1February 07, 2008Filoteo Dario S Jr, Ho Tsz YIntegrated circuit package system including die stacking
    US-2007158833-A1July 12, 2007Soo-San Park, Kwon Hyeog C, Sang-Ho Lee, Jong-Woo HaIntegrated circuit package system including stacked die